Engineers independently own verification scope and contribute throughout product development by supporting verification planning, requirements traceability, simulation, integration, debug, closure, and delivery activities. Verification ownership includes accountability for verification execution, completeness, and closure. It does not imply primary ownership of architecture development, RTL implementation, or subsystem engineering responsibilities.
Level IV and V engineers are expected to independently establish and expand SystemVerilog and UVM environments, reusable verification infrastructure, and UVC development activities with minimal support while guiding broader verification execution.
Engineers are expected to define verification objectives, support measurable closure criteria, perform verification completeness assessments, and apply metrics‑driven approaches using coverage results, requirements traceability, bug trends, and risk assessments appropriate to role level.
Responsibilities include system‑level troubleshooting across RTL, testbench, firmware/software, integration, and specification boundaries, mentoring engineers, and leading technical efforts, verification teams, or workstreams ranging from small focused activities to larger multi‑discipline efforts when needed.
This position is expected to be 100% onsite. The selected candidate will be required to work onsite at one of the listed locations.