Lead the architecture and design of low-latency FPGA-based communications pipelines, spanning the entire signal chain: modulation/demodulation (e.g., OFDM, QAM), FFT, channel coding and decoding (e.g., LDPC, Turbo, Viterbi), synchronization, equalization, and link adaptation.