Memory System Designer and Place and Route Engineer
Read straight from Broadcom's careers page, verified 3d ago.Seekless can tailor your résumé to it.
Seekless can write your résumé for this posting first.
Before you apply
Salary$110k – $176k
LocationUSA-Mendota Heights-Northland
Typefull-time
SenioritySenior
Experience12+ yrs
DepartmentEngineering
EquityIncluded
Company size10,000+ people
PostedOct 6, 2026 · 1mo ago
Verified live3d ago
At a glanceSummarised by Seekless from the posting.
Minimum of 12 years of relevant experience
Bachelor in Electrical Engineering
Strong design skills
Ability to write and debug Verilog RTL code
Place and route expertise
Proficient in running STA, DRC, EM/IR tools, and attaining design closure
Ability to code in Python
Good understanding of synthesis tools and running synthesis
Capable of running and debugging logical equivalency checkers
Familiar with memory behavior
Proficient in writing automation scripts, and tools savvy
Good communication, interpersonal, and leadership skills
Motivated, self-driven, and good at multitasking
Skills
Verilog
Python
STA
DRC
EM/IR
synthesis tools
logical equivalency checkers
automation scripts
Benefits
Medical insurance
Dental insurance
Vision insurance
401(k)
Employee stock purchase plan
Employee assistance program
Paid holidays
Paid sick leave
Vacation time
Bonus
Equity
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
We are looking for an energetic and passionate design engineer to join our Central Engineering Group and be part of a memory subsystem design team responsible for the development of large memory blocks and subsystems. Typically requires a minimum of 12 years of relevant experience and a Bachelor in Electrical Engineering.
Job Responsibilities
•
Architect and design memory subsystems
•
Implement RTL of subsystem designs
•
Place and route (physical design)
•
Design closure: timing, DRC, LVS, EM/IR, etc.
•
Gate netlist synthesis
Skill Set Required
•
Strong design skills
•
Ability to write and debug Verilog RTL code
•
Place and route expertise
•
Proficient in running STA, DRC, EM/IR tools, and attaining design closure
•
Ability to code in Python
•
Good understanding of synthesis tools and running synthesis
•
Capable of running and debugging logical equivalency checkers
•
Familiar with memory behavior
•
Proficient in writing automation scripts, and tools savvy
•
Good communication, interpersonal, and leadership skills
•
Motivated, self-driven, and good at multitasking
Compensation and Benefits
The annual base salary range for this position is USD 129,400.00 To USD 207,000.00
As a valued member of our team, you’ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company’s growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.