Find jobs
Pricing
Sign in
FIND JOBS
PRICING
SIGN IN
SIGN UP
← Back
CA
Cadence
Principal Design Engineer
Save
Tailor resume
Apply
Location
BANGALORE
Work mode
on-site
Type
full-time
Company size
10,000+ people
First seen
2w ago
Last seen
4d ago
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Requirements
Candidate should have worked on Finfet technology layouts. Exposure to technology nodes like 3nm/5nm and 7nm is required.
Candidate should have 6+ years of experience in custom layout. Experience on high-speed analog mixed-signal layout is desirable.
About the role
Role:
Responsibilities
•
Candidate will own and Lead Major blocks of Memory PHY Layout design.
•
Candidate would perform hand-on design of critical analog and high-speed layout blocks.
•
Candidate would co-ordinate design work with Circuit leads, layout contractors and layout team members.
•
Candidate would participate in layout reviews by presenting and reviewing custom layout designs.
We’re doing work that matters. Help us solve what others can’t.
More roles at Cadence
Program Manager II
Security Receptionist
Intern Digital Implementation
Processor Core Logic Design/Architect
AI Engineer, Ontologies & Knowledge Graphs
Seekless
Product
Find jobs
Companies
Pricing
Legal
Privacy
Terms
Cookies
© 2026 SEEKLESS, INC. ALL RIGHTS RESERVED.
BUILT WITH CARE