Find jobs
Pricing
Free Resume Checker
Sign in
Sign up
FIND JOBSPRICINGFREE RESUME CHECKERSIGN INSIGN UP
MI
Microchip

Engineer II - Digital ASIC Design

Salary$70k – $143k
LocationCA - San Jose - Fortune Dr (Micrel R&D)
Work modeon-site
Typefull-time
SeniorityMid
Experience3–5 yrs
EquityIncluded
Company size10,000+ people
First seenOct 6, 2026 · 5d ago
Verified live1d ago
At a glanceSummarised by Seekless from the posting.
Must have6
2.5 - 5 years of proven experience in ASIC or FPGA digital design
BS degree in Electrical Engineering
Proficiency in System Verilog and a deep understanding of synchronous/asynchronous design techniques
Experience with the full Cadence/Synopsys front-end EDA flow (e.g., VCS, SpyGlass, Design Compiler, PrimeTime)
Skillful in scripts to aid efficiency
Post-silicon validation or bring-up experience. Proficient in lab equipment (e.g., oscilloscope, logic analyzer, etc.)
Nice to have1
Familiarity with PHY or Serdes protocols, knowledge of IEEE 802.3 is a plus
Skills
System Verilog
ASIC
FPGA
VCS
SpyGlass
Design Compiler
PrimeTime
Cadence
Synopsys
IEEE 802.3
oscilloscope
logic analyzer
Benefits
Health insurance
Retirement savings plan
Stock options
Bonus
About the company
Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.
People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.
Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.
Visit our careers page to see what exciting opportunities and company perks await!
Job Description:
•
Follow the micro-architecture and implement RTL (System Verilog) of complex digital IP blocks from concept to delivery.
•
Drive Power, Performance, and Area trade-offs and optimizations to meet aggressive product targets.
•
Collaborate with SoC integration teams to ensure seamless connectivity and address top-level timing/congestion issues.
•
Lead Lint, CDC, RDC, and formal verification efforts. Work closely with Physical Design teams to close timing and resolve routing bottlenecks.
•
Cooperate with teams to verify and validate module and system functions.
•
Organize documents to record design activities.
Requirements/Qualifications:
•
2.5 - 5 years of proven experience in ASIC or FPGA digital design.
•
BS degree in Electrical Engineering
•
Proficiency in System Verilog and a deep understanding of synchronous/asynchronous design techniques.
•
Experience with the full Cadence/Synopsys front-end EDA flow (e.g., VCS, SpyGlass, Design Compiler, PrimeTime).
•
Familiarity with PHY or Serdes protocols, knowledge of IEEE 802.3 is a plus
•
Skillful in scripts to aid efficiency
•
Post-silicon validation or bring-up experience. Proficient in lab equipment (e.g., oscilloscope, logic analyzer, …, etc.)
Travel Time:
0% - 25%
Physical Attributes:
Carrying, Feeling, Handling, Hearing, Seeing, Talking, Works Alone, Works Around Others
Physical Requirements:
regular business hours; 70% sitting, 15% standing, 15% walking
Pay Range:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading ESPP program with a 2 year look back feature. Find more information about all our benefits at the link below:
Benefits of working at Microchip
The annual base salary range for this position, which could be performed in the US, is $70,304 - $143,000.*
*Range is dependent on numerous factors including job location, skills and experience.
Legal
Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.
To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.
More roles at Microchip
Engineer II - FacilitiesProduction Specialist (Night Shift)Production Specialist (Day Shift)Senior Process TechnicianTechnician II - Failure Analysis
Seekless
Seek less: one search across companies' own career pages, instead of a dozen job boards.
Product
Find jobsCompaniesPricingFree Resume CheckerBlog
Legal
AboutPrivacyTermsCookies
© 2026 SEEKLESS. ALL RIGHTS RESERVED.BUILT WITH CARE