Roles and Responsibilities
· 9-12 years of solid experience in SoC IP design & SoC Subsystem Designs
· Experience with High Speed & Low Speed Protocol concepts
· Experience with SPI/I2C/I3C/UART/PWM all Low Speed IP’s and design
· Added advantage for experience in either UCIe/ Ethernet/ UFS IP’s (Host Controller, Unipro, MPHY) Architecture and protocol
· Experience in managing and lead teams of 4-5 Engineers
· Architectural level experienced with defining block, sub-system at SOC level
· Understanding of interconnect protocols like AXI/AHB/APB concepts
· Working knowledge of Lint, CDC, UPF, VCLP, DFT, Power and Clock Flow
· Good understanding of the design timing closure and verification debug
· Manage SoC dependencies, planning and tracking of all front-end design related tasks
· Should possess effective communication and leadership skills