Architect- Memory Subsystem
LocationRemote, Hybrid Remote/SF Bay Area/Austin/Boston
Work modehybrid
SeniorityLead
DepartmentArchitecture
Company size201–500 people
PostedAug 1, 2026 · 2mo ago
Verified live1d ago
At a glanceSummarised by Seekless from the posting.
Deep knowledge and hands-on experience in the design and implementation of memory sub-systems
Understand LLM inference workloads and what the impact of that for the memory subsystem is
Understand the benefits and limitations of memory tiering for various workloads
Experience with CXL and other memory pooling protocols
Experience with design and implementation of memory controllers
Experience with processing in memory and other 'unique' memory subsystem projects and efforts
What We’re Looking For:
We’re looking for memory subsystem architects to contribute and own aspects of the memory subsystem for the largest and highest bandwidth memory system ever built to date. This includes the distributed memory fabric, memory controllers, interface with the XPUs/compute complex, etc.
Ideal Candidates:
Ideal candidates will have:
•
Deep knowledge and hands-on experience in the design and implementation of memory sub-systems
•
Understand LLM inference workloads and what the impact of that for the memory subsystem is
•
Understand the benefits and limitations of memory tiering for various workloads
Nice to Have:
•
Experience with CXL and other memory pooling protocols
•
Experience with design and implementation of memory controllers
•
Experience with processing in memory and other “unique” memory subsystem projects and efforts
More roles at Volantis Semiconductor, Inc.