Find jobs
Pricing
Free Resume Checker
Blog
Sign in
Sign up
FIND JOBSPRICINGFREE RESUME CHECKERBLOGSIGN INSIGN UP
Samsung Electronics

SRAM Layout Engineer

LocationSSIR, Goldstone, Bangalore, India
Typefull-time
SenioritySenior
Experience4–8 yrs
Company size10,000+ people
PostedMay 20, 2026 · 4mo ago
Verified live4h ago
At a glanceSummarised by Seekless from the posting.
Must have7
4 - 8 years of experience in SRAM Layout in advanced CMOS process
Perform SRAM Memory layout development and physical verification activities for complex designs
Expertise in layout area and routing optimization, design rules, yield and reliability issues
Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
Adequate knowledge of schematics, interface with circuit designer and CAD team
Understanding layout effects on the circuit such as speed, capacitance, power and area
B.Tech/B.E/M.Tech/M.E
Skills
SRAM Layout
CMOS
Position Summary
About Samsung Semiconductor India Research (SSIR)
With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more.
As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products.
Role and Responsibilities
· Must have 4 - 8 years of experience in SRAM Layout in advanced CMOS process
· Should be able to perform SRAM Memory layout development and physical verification activities for complex designs as per provided specifications.
· Should have expertise in layout area and routing optimization, design rules, yield and reliability issues.
· Good understanding of layout fundamentals i.e. Electro-migration, Latch-up, coupling, crosstalk, IR-drop, parasitic analysis, matching, shielding, etc.
· Should have adequate knowledge of schematics, interface with circuit designer and CAD team.
· Understanding layout effects on the circuit such as speed, capacitance, power and area etc.,
Skills and Qualifications
Experience – 4 to 8 Years of experience
Qualifications
•
B.Tech/B.E/M.Tech/M.E
Disclaimer
Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
* Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here.
More roles at Samsung Electronics
Ecommerce Sales Assistant Manager, Digital Appliances (6 months Contract)Business Intelligence AnalystProduct Marketing ManagerBusiness Performance ManagerMarket Data Analyst
Seekless
Seek less: one search across companies' own career pages, instead of a dozen job boards.
Product
Find jobsCompaniesPricingFree Resume Checker
Company
AboutBlog
Legal
PrivacyTermsCookies
© 2026 SEEKLESS. ALL RIGHTS RESERVED.BUILT WITH CARE