Senior Director - DFT

LocationBengaluru, Karnataka, India

Work modeon-site

Typefull-time

SeniorityDirector

Experience15+ yrs

Company size1,001–5,000 people

PostedOct 9, 2026 · 3d ago

Verified live11h ago

At a glanceSummarised by Seekless from the posting.

Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 15+ years in semiconductor engineering including 12+ years of DFT experience

Deep expertise in DFT architecture and implementation including scan and test compression, ATPG, MBIST/BISR, JTAG/boundary scan, DFT verification, and silicon bring-up/debug on complex ASIC, SoC, or FPGA products

Demonstrated expertise with industry-standard DFT tooling and standards including commercial ATPG and DFT insertion tools (e.g., Tessent, Modus), IEEE 1149.1, IEEE 1687, IEEE 1838

Demonstrated improvement of silicon bring-up, test readiness, test coverage, manufacturing test, or product yield through DFT

Proficiency in scripting and automation (Python, TCL, and/or Perl) for DFT flow, tool, and methodology development

Experience leading engineers as a manager or team lead (hiring, technical mentoring, and performance development) and influencing architecture across multiple engineering teams

Strong understanding of semiconductor manufacturing, test, yield, and product development processes with excellent cross-functional communication skills

Experience with FPGA-specific DFT challenges in high-volume manufacturing including programmable fabric, configuration memory, and SerDes

Experience reducing test time and cost of test on production ATE platforms (e.g., Advantest V93000, Teradyne UltraFLEX) and driving DPPM and test-quality targets

Experience with advanced process technologies, multiple product generations, and increasingly complex SoC/FPGA architectures

External recognition as a DFT expert: patents, publications, conference presentations (e.g., ITC, VTS), or participation in industry standards bodies or working groups

Skills

Python

TCL

Perl

Tessent

Modus

Advantest V93000

Teradyne UltraFLEX

Job Details:

Job Description:

Altera is seeking an experienced DFT Technical Leader to drive advanced Design-for-Test (DFT) methodologies across next-generation FPGA products. You will be the technical authority for DFT architecture, methodology, and implementation while building and leading the DFT engineering team.

You will work across the design, silicon, and manufacturing organizations to improve test readiness, accelerate bring-up, and drive measurable yield improvement.

Responsibilities

· Define and drive DFT architecture, methodology, and implementation strategy for next-generation FPGA products from specification through tapeout, silicon bring-up, and production, with methodologies that scale across product generations and design teams.

· Serve as the technical authority and subject matter expert for DFT across the organization, guiding complex technical decisions and mentoring engineers on advanced DFT concepts, methodologies, and implementation challenges.

· Define DFT strategies across key FPGA subsystems, including programmable logic, embedded memories, hardened IP, configuration infrastructure, and high-speed I/O.

· Define hierarchical and multi-die DFT architectures for chiplet-based and 2.5D/3D-packaged products, including die-to-die interface test, streaming scan network approaches, and known-good-die strategy.

· Partner closely with RTL and physical design, verification, silicon validation, product engineering, manufacturing, and test teams to ensure DFT requirements are incorporated throughout the product development lifecycle.

· Drive improvements in test readiness, test coverage, fault detection, test efficiency, and overall testability, and reduce silicon-to-product bring-up time through DFT architecture, automation, and debug capability.

· Lead technical resolution of complex, cross-organizational DFT issues post-silicon: test-pattern bring-up, failure diagnosis, correlation, and yield improvement.

· Identify emerging DFT technologies, standards, and industry trends, and influence technical roadmaps, architecture decisions, and engineering processes accordingly.

· Build, lead, and develop a team of DFT engineers (hiring, technical coaching, performance management, and career development), and own DFT resource planning, execution commitments across concurrent programs, and EDA tool and vendor strategy.

· Define and track key DFT metrics (test coverage, test-to-product bring-up time, test efficiency, and yield), and represent DFT technical strategy and recommendations to senior engineering leadership.

Qualifications:

Minimum Qualifications

· Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical field, with 15+ years in semiconductor engineering including 12+ years of hands-on DFT development, implementation, and deployment (13+ years with an MS, 10+ years with a PhD).

· Deep hands-on expertise in DFT architecture and implementation, including scan and test compression, ATPG, MBIST/BISR, JTAG/boundary scan, DFT verification, and silicon bring-up/debug, on complex ASIC, SoC, or FPGA products.

· Demonstrated expertise with industry-standard DFT tooling and standards, including commercial ATPG and DFT insertion tools (e.g., Tessent, Modus), IEEE 1149.1 boundary scan, IEEE 1687 (IJTAG), and IEEE 1838, plus a track record of adopting or advancing new DFT technologies.

· Demonstrated improvement of silicon bring-up, test readiness, test coverage, manufacturing test, or product yield through DFT.

· Proficiency in scripting and automation (Python, TCL, and/or Perl) for DFT flow, tool, and methodology development.

· Experience leading engineers as a manager or team lead (hiring, technical mentoring, and performance development), and influencing architecture, methodology, and technical direction across multiple engineering teams.

· Strong understanding of semiconductor manufacturing, test, yield, and product development processes, with excellent cross-functional communication skills.

Preferred Qualifications

· Experience with FPGA-specific DFT challenges in high-volume manufacturing, including programmable fabric, configuration memory, and SerDes.

· Experience reducing test time and cost of test on production ATE platforms (e.g., Advantest V93000, Teradyne UltraFLEX) and driving DPPM and test-quality targets.

· Experience with advanced process technologies, multiple product generations, and increasingly complex SoC/FPGA architectures.

· External recognition as a DFT expert: patents, publications, conference presentations (e.g., ITC, VTS), or participation in industry standards bodies or working groups.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

Bengaluru, Karnataka, India

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

More roles at Altera

Full Chip Timing Modeling and Integration Engineer HW and DSP Graduate Intern Sr. Director, Growth & Ecosystem Marketing Senior MTS - Product Development Engineer Senior Financial Analyst - Engineering Finance

Seekless

Seek less: one search across companies' own career pages, instead of a dozen job boards.

Product

Find jobs Companies Pricing Free Resume Checker

Company

About Blog

Legal

Privacy Terms Cookies

Altera