Senior Principal Engineer, SoC Design Verification
Read straight from Globalfoundries's careers page, verified 3d ago.Seekless can tailor your résumé to it.
Seekless can write your résumé for this posting first.
Before you apply
LocationHyderabad
Typefull-time
SeniorityLead
Experience8+ yrs
Company size10,000+ people
PostedOct 23, 2026 · 2w ago
Verified live3d ago
At a glanceSummarised by Seekless from the posting.
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 8+ years of relevant industry experience; OR Bachelor's degree in a related field with 11+ years of relevant industry experience
Demonstrated exceptional mastery and breadth in SoC design verification and recognition as a senior technical authority across multiple programs or technical areas
Expert-level experience using SystemVerilog, UVM, constrained-random verification, functional coverage, and SystemVerilog assertions
Advanced scripting, automation, and data-analysis experience using Python, Tcl/Tk, Perl, Shell, or equivalent languages
Extensive experience with EDA verification, debug, and signoff tools in a UNIX design environment
Demonstrated success defining strategy and leading high-impact technical initiatives across complex programs and organizational boundaries
Demonstrated ability to solve critical problems of exceptional complexity through innovative, scalable, and sustainable approaches
Ability to influence senior cross-functional leadership, communicate complex tradeoffs, and drive alignment on technical direction and investment priorities
Demonstrated ability to coach senior engineers and technical leaders and elevate technical capability across teams and programs
Experience with power-aware verification using UPF, including isolation, retention, and power-state transitions
Experience with a CPU architecture such as RISC-V, Arm, or MIPS
Experience with common SoC protocols or interfaces such as AXI, AHB, APB, SPI, I²C, or UART
Experience with UVM RAL, SystemRDL, IP-XACT, or register-model generation flows
Experience with formal verification, gate-level simulation, emulation, FPGA prototyping, or hardware/software co-verification
C or C++ experience related to embedded software, test development, or reference models
All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations
Skills
SystemVerilog
UVM
Python
Tcl/Tk
Perl
Shell
UPF
RISC-V
Arm
MIPS
AXI
AHB
APB
SPI
I²C
UART
UVM RAL
SystemRDL
IP-XACT
C
C++
About GlobalFoundries
GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries make possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com.
Introduction
GlobalFoundries is seeking a Senior Principal SoC Design Verification Engineer to serve as a senior technical authority for verification of custom System-on-Chip designs. The successful candidate will define strategy for the most complex verification initiatives, solve critical problems of exceptional complexity, drive innovation across programs, and influence cross-functional technical direction and execution.
This position is well suited to a highly accomplished verification leader with exceptional breadth and depth, a sustained record of leading high-impact initiatives, and the ability to convert ambiguous product, architecture, and organizational challenges into scalable verification strategies with measurable business impact.
Successful candidates are trusted senior technical authorities who combine hands-on technical depth, strategic judgment, innovation, influence across organizational boundaries, and sustained development of experienced technical leaders.
Essential Responsibilities
•
Define verification strategy, architecture, and signoff criteria for the most complex SoC programs, multiple interdependent technical areas, or a portfolio of related designs.
•
Lead high-impact technical initiatives that are critical to business and functional objectives, including strategy, planning, risk management, and execution alignment across organizations.
•
Architect scalable verification platforms, methodologies, reference models, assertions, coverage solutions, and automation strategies for adoption across multiple programs.
•
Establish verification readiness and quality frameworks, drive closure of critical risks, and provide evidence-based signoff recommendations to senior engineering and program leadership.
•
Solve critical, novel, and nonrecurring problems of exceptional complexity and establish systematic approaches that prevent recurrence across products and teams.
•
Lead cross-functional, cross-site, and multi-program resolution of critical issues with architecture, RTL design, firmware, DFT, emulation, physical design, and post-silicon teams.
•
Initiate and drive transformative technical innovation and continuous-improvement initiatives with measurable quality, productivity, cost, schedule, or business impact.
•
Coach and mentor senior engineers and technical leaders, shape technical direction, and serve as a key technical advisor to functional and program leadership.
Other Responsibilities:
•
Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.
Required Qualifications
•
Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field with 8+ years of relevant industry experience; OR Bachelor’s degree in a related field with 11+ years of relevant industry experience.
•
Demonstrated exceptional mastery and breadth in SoC design verification and recognition as a senior technical authority across multiple programs or technical areas.
•
Expert-level experience using SystemVerilog, UVM, constrained-random verification, functional coverage, and SystemVerilog assertions.
•
Advanced scripting, automation, and data-analysis experience using Python, Tcl/Tk, Perl, Shell, or equivalent languages.
•
Extensive experience with EDA verification, debug, and signoff tools in a UNIX design environment.
•
Demonstrated success defining strategy and leading high-impact technical initiatives across complex programs and organizational boundaries.
•
Demonstrated ability to solve critical problems of exceptional complexity through innovative, scalable, and sustainable approaches.
•
Ability to influence senior cross-functional leadership, communicate complex tradeoffs, and drive alignment on technical direction and investment priorities.
•
Demonstrated ability to coach senior engineers and technical leaders and elevate technical capability across teams and programs.
Preferred Qualifications
•
Experience with power-aware verification using UPF, including isolation, retention, and power-state transitions.
•
Experience with a CPU architecture such as RISC-V, Arm, or MIPS.
•
Experience with common SoC protocols or interfaces such as AXI, AHB, APB, SPI, I²C, or UART.
•
Experience with UVM RAL, SystemRDL, IP-XACT, or register-model generation flows.
•
Experience with formal verification, gate-level simulation, emulation, FPGA prototyping, or hardware/software co-verification.
•
C or C++ experience related to embedded software, test development, or reference models.
Legal
GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.
As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.
All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.
Benefits
Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia