Senior Lead Design Engineer
Read straight from Nxp's careers page, verified 19h ago.Seekless can tailor your résumé to it.
Seekless can write your résumé for this posting first.
Before you apply
LocationBangalore
Typefull-time
SeniorityLead
Experience5–10 yrs
DepartmentMCU/MPU Engineering (MME)
Company size10,000+ people
PostedOct 8, 2026 · 1mo ago
Verified live19h ago
At a glanceSummarised by Seekless from the posting.
Experience leading SoC debug, micro-architecture, and integration from initial specification to tape out
Drive and implement best SoC design methodology/practices
Sign off RTL, timing constraints, CDC, RDC and work with verification, DFT, synthesis
Document SoC design and micro-architecture for usage by other functions
Provide debug design support for post-silicon phase
ASIC design experience in all aspects of RTL design flow from Specification/Micro-architecture definition to design
Experience with Arm Cortex-M/A/R processor-based SoC debug infrastructure handling
ARM CoreSight, ETM, STM, DAP, CTI, JTAG, SWD, Trace32, ARM Debug, ARM Trace integration exposure
Experience: 5-10 Years in IP/SOC design with successful delivery of production quality chips
Good knowledge of Digital Design and hands-on experience with Verilog RTL coding/integration of debug logic
Firm understanding and hands-on experience on Chip Assembly, IP Integration, RTL signoff tools and CDC/RDC/Lint/Synthesis
Strong domain knowledge of Clocking, Reset, System modes, debug, interconnect, safety, security and other architectures
Knowledge of Serial Interfaces, Multimedia, External Bus Interfaces
Self-motivated to drive issues to closure
Team player willing to work with cross functional teams on issues resolution
Excellent written and verbal communication skill
Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components
Familiarity with Computer architecture: knowledge of microprocessors (ARM, RISC-V)
Knowledge of bus protocols (AXI/ACE/APB/ATB)
Knowledge on CPU architecture, Core-sight and peripherals like PCIe, USB, DDRs
Skills
ASIC
RTL
Verilog
Arm Cortex-M
Arm Cortex-A
Arm Cortex-R
SoC
ARM CoreSight
ETM
STM
DAP
CTI
JTAG
SWD
Trace32
ARM Debug
ARM Trace
CDC
RDC
Lint
Synthesis
ARM
RISC-V
AXI
ACE
APB
ATB
PCIe
USB
DDR
About the company
NXP’s MCU/MPU Engineering (MME) team is a central engineering organization responsible for developing and delivering Systems-on-a-Chip (SoCs) for NXP’s Automotive, Edge, Radar Processing and Advanced Analog business lines.
About the role
MME’s SoC Front End team produces design solutions covering the very wide range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low-power devices to highly integrated, high-performance, multi-cohort devices compliant with the latest automotive and industrial safety and security standards.
Scope of Responsibilities/Expectations
•
Leading SOC debug , micro-architecture, and integration of the System on Chip (SOC) from initial specification till tape out and beyond
•
Drive and implement best SoC design methodology/practices and scale it across different business lines.
•
Signing off RTL, timing constraints, CDC, RDC and work with different functions like verification, DFT, synthesis, etc. to get to a production quality Silicon.
•
Documenting the SOC design and micro-architecture for usage by other SOC functions
•
Provide debug design support for any silicon related debugs of chips in post-silicon phase.
Specific Knowledge/Skills
•
ASIC designers with experiences in all aspects of RTL design flow from Specification/Micro-architecture definition to design.
•
Experience with Arm Cortex-M/A/R processor-based SoC debug infrastructure handling
•
ARM CoreSight, ETM, STM, DAP, CTI, JTAG, SWD, Trace32, ARM Debug, ARM Trace integration exposure
•
Experience: 5-10 Years in IP/SOC design with successful delivery of production quality chips
•
Good knowledge of Digital Design and hands-on experience with Verilog RTL coding/integration of debug logic
•
Should have a firm understanding and hands-on experience on Chip Assembly, IP Integration, RTL signoff tools and CDC/RDC/Lint/Synthesis.
•
Familiarity with Computer architecture: knowledge of microprocessors (ARM, RISC-V), bus protocols preferred (AXI/ACE/APB/ATB). Knowledge on CPU architecture, Core-sight and peripherals like PCIe, USB, DDRs is highly desirable.
•
Strong domain knowledge of Clocking, Reset, System modes, debug, interconnect, safety, security and other architectures Know-how of Serial Interfaces, Multimedia, External Bus Interfaces
•
Self-motivated to drive issues to closure. Should be a team player and willing to work with cross functional teams on issues resolution.
•
Excellent written and verbal communication skill.
•
Creative problem-solving skills, logic analysis skills, ability to logically break complex problems down to manageable components.
More information about NXP in India…