In this role you will be responsible for verifying complex IPs involving memory controllers, and interconnects, collaborating with global design and architecture teams.
Key responsibilities
•
Develop and execute verification plans for memory controllers, interconnects and other infrastructural IPs