SOC Architect, Reality Labs Silicon
Read straight from Meta Platforms's careers page, verified 23h ago.Seekless can tailor your résumé to it.
Seekless can write your résumé for this posting first.
Before you apply
Salary$178k – $250k
LocationSunnyvale, CA; Redmond, WA; Austin, TX; San Diego, CA
Typefull-time
SeniorityLead
Experience8+ yrs
DepartmentAR/VR
EquityIncluded
Company size10,000+ people
PostedSep 1, 2026 · 2mo ago
Verified live23h ago
At a glanceSummarised by Seekless from the posting.
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
8+ years of experience in SoC architecture, microarchitecture definition, or system-level hardware design for consumer electronics or mobile/wearable platforms
Experience architecting heterogeneous SoCs, encompassing CPU, GPU, neural processing, and hardware accelerator subsystems
Expertise with high-speed I/O interfaces such as PCIe, USB, and LPDDR
Experience with memory subsystem architecture, including cache hierarchy design, DRAM interface optimization, and on-chip interconnect (NoC) design
Experience collaborating across hardware, firmware, and software disciplines to drive hardware-software co-design for real-time or latency-constrained workloads
Experience architecting silicon for AR, VR, or wearable devices with stringent power and thermal constraints
Experience with AI/ML accelerator architecture and optimizing memory hierarchy for neural network workloads for on-device inference
Familiarity with advanced process node design considerations (e.g., 5nm and below) and their implications for SoC architecture decisions
Experience with system MMUs and hardware security
Skills
CPU
GPU
PCIe
USB
LPDDR
NoC
AI
ML
Python
React
About the company
Reality Labs focuses on delivering Meta’s vision through creating advanced AR/AI enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual worlds will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms.
About the role
As an SoC Architect, you will play a key role in driving top-level chip architecture that meets the power and size constraints of wearable devices.
Responsibilities
•
Define and drive SoC-level architecture for AR or AI wearable chips, including compute subsystems, memory hierarchy, interconnect topology, and power delivery strategies
•
Lead architectural exploration and trade-off analysis across heterogeneous compute blocks, including CPU, GPU, vision, audio, and ML accelerators
•
Collaborate with algorithms, firmware, and software teams to drive hardware-software co-design decisions
•
Partner with IP vendors, power and performance architects, IP architects, and internal design teams to evaluate and integrate third-party and custom IP blocks into the SoC architecture
•
Develop architectural specifications, interface definitions, and design guidelines that guide RTL implementation and physical design teams
•
Provide architectural leadership and technical direction to other engineers across silicon, systems, and platform teams working on wearable device programs
•
Contribute to long-term silicon roadmap planning by evaluating emerging process technologies, memory technologies, and compute paradigms relevant to AR/VR applications
Minimum qualifications
•
Bachelor’s degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
•
8+ years of experience in SoC architecture, microarchitecture definition, or system-level hardware design for consumer electronics or mobile/wearable platforms
•
Experience architecting heterogeneous SoCs, encompassing CPU, GPU, neural processing, and hardware accelerator subsystems
•
Expertise with high-speed I/O interfaces such as PCIe, USB, and LPDDR
•
Experience with memory subsystem architecture, including cache hierarchy design, DRAM interface optimization, and on-chip interconnect (NoC) design
•
Experience collaborating across hardware, firmware, and software disciplines to drive hardware-software co-design for real-time or latency-constrained workloads
Preferred qualifications
•
Experience architecting silicon for AR, VR, or wearable devices with stringent power and thermal constraints
•
Experience with AI/ML accelerator architecture and optimizing memory hierarchy for neural network workloads for on-device inference
•
Familiarity with advanced process node design considerations (e.g., 5nm and below) and their implications for SoC architecture decisions
•
Experience with system MMUs and hardware security