Find jobs
Pricing
Sign in
FIND JOBS
PRICING
SIGN IN
SIGN UP
← Back
CA
Cadence
Principal Design Engineer
Save
Tailor resume
Apply
Location
BANGALORE
Type
full-time
Company size
10,000+ people
First seen
2w ago
Last seen
4d ago
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Responsibilities
Responsibilities
•
Design Verification for interconnect IP
•
Relevant experience in interconnect and subsystems is strongly preferred
•
Crafting verification plans and executing on those plans to verify highly complex and configurable designs.
•
Responsible for coverage collection and closure
•
Work closely with cross functional teams (DV/Arch/Design/FW) to identify coverage scope
Requirements
Required Skills and Experience:
•
8+ years of design verification experience
•
BS (or higher) in EE/Computer Engineering
•
Strong technical and interpersonal skills
•
Excellent knowledge of Interconnects, NoCs and design verification fundamentals.
•
Thorough understanding of System Verilog, UVM, and other programming languages to build flexible and reusable complex testbenches
•
Experience with development of fully automated flows
•
Exposure to scripting languages like Perl, Unix shell or similar languages
•
Experience with Formal Verification will be a plus
•
Experience with Gate Level Simulations
•
Excellent written and oral communication skills necessary
We’re doing work that matters. Help us solve what others can’t.
More roles at Cadence
Program Manager II
Security Receptionist
Intern Digital Implementation
Processor Core Logic Design/Architect
AI Engineer, Ontologies & Knowledge Graphs
Seekless
Product
Find jobs
Companies
Pricing
Legal
Privacy
Terms
Cookies
© 2026 SEEKLESS, INC. ALL RIGHTS RESERVED.
BUILT WITH CARE